synthesis inputs and outputs in vlsi

 the inputs for synthesis are 

1. rtl file (.v)
2. constraints (.sdc)
3. timing library (.lib)
4. physical library (.lef) (optional)
5. technology file(.tf) (optional)
6. upf (optional)
7. def (optional)

outputs for synthesis are

1. netlist 
2. SDC